FinFET technology has emerged as an excellent alternative to planar MOSFET for sub-nanometer scaled technology processes in order to achieve high performance and low power. The geometrical parameters of FinFET are particularly sensitive to the devices' figure-of-merits. In this work, the effects of critical geometrical factors of the 7 nm strained germanium FinFET were systematically investigated by studying the resulting I-V characteristics, DIBL, and subthreshold swing. Variation of structure parameters are implemented and optimized using the Taguchi method signal-to-noise ratio with orthogonal arrays of L 27 (3 13 ) as well as Pareto analysis of variance to obtain the best combinations of parameters for each response performance. The results reveals that the nominal threshold voltage achieved for n-FinFET and p-FinFET are 0.146V and −0.152V respectively. It was observed that design variations were shown to affect n-FinFET more compared to p-FinFET. Drive current can be increased up to approximately 22% for an optimized I on performance, while leakage can be reduced up to 10 3 in I off optimization. Moreover, it is also observed from the Pareto analysis that the performance of FinFET is mainly affected by the dominant factors of fin length, top fin width, and the interaction of both for n-and p-FinFET by more than 50% for each response. Moore's Law has been proven as the most effective standard to follow in semiconductor and microelectronic industry.
Moore's Law has been proven as the most effective standard to follow in semiconductor and microelectronic industry. 1 This has encouraged the development of silicon-based metal-oxide-semiconductor field effect transistor (Si-MOSFET) downscaling which has exceeded expectations with the continuous increase in chip density as well as operation speed since 1960s. 2, 3 However, this successful downscaling has approached its end as the features sizes reaches its' limits which can no longer shrunk down beyond a certain small dimensions due to severe short channel effects (SCEs). 4 For instance, as one of the SCEs, hot carrier aging becomes intolerably enhanced as device channel lengths are scaled down, 5, 6 in which can severely degrade the device performances. Hence, several new solutions has been proposed by chip designers to replace the conventional designs in order to reduce these effects such as application of high-k metal gate (HKMG) devices, 7, 8 fabrication of a multi-gated MOSFET, 9 and device scaling which needs to be validated statistically with numerical methods. [10] [11] [12] These actions will ensure the progression of Moore's Law corresponds well with the advancing process techniques. In addition, FinFET is one of new sub-nano multi-gated devices 13 introduced for its better gate control 14 to overcome the limitations caused by the robust downscaling of complementary MOS (CMOS) device. 15 Earlier work has shown the dimensions of the fin which plays an important role in producing enhanced drive current as well as threshold voltage. 16, 17 Nevertheless, the challenge occurs in maintaining device performance through geometrical variations without any trade-offs in current and threshold potential 18 due to its lack capability to operate in its best conditions. For germanium (Ge) FinFET which is commonly used for high performance devices, 19, 20 too low threshold can cause the device to turn on too fast and eventually will cause major SCEs on the transistor. In fact, these effects also causing the device to have higher delay time, thus reducing the switching speed. The main objective of this paper is to design a Ge based FinFET which can operate at its best performance with highest efficiency. In this work, an optimization method is proposed with a complementary use of the design of experiments (DOE) technique in order to achieve the aim of this research. Therefore, a DOE based on an extensive simulation framework was conducted to design a transistor with a set of parameters that ultimately gives the best performance, that is combinations of parameters that has high on-state current (I on ), least subthreshold leakage (I off ), as well as nominal threshold voltage (V t ).
Design and Simulation Conditions 7 nm
FinFET design.-The device investigated in this work is a 7 nm Ge FinFET by which the performances of both n-type z E-mail: sh_fatmadiana@um.edu.my (n-FinFET) and p-type FinFET (p-FinFET) were studied. The device structure was generated through a three dimensional (3D) process simulation for channel orientation of [110] and fin orientation of [001] . The device process also features advanced processing steps including the Ge concentration effects, stress effect on the diffusion and also silicon germanium (SiGe) stress relaxed buffer (SRB) layer model. Based on the 3D structure generation, the first layer generated is the channel region which consists of 100% Ge mole fraction inside the layer. The fin top corner rounding of 2.5 nm is generated to the device, followed by SRB and SiGe source/drain (SD) epitaxy for mechanical stress simulation and in situ SD doping profile diffusion. For Ge Fin-FET, the SRB with 80% Ge mole fraction will produce compressive stress for both types of devices. Meanwhile for n-FinFET, 30% of Ge in the SiGe SD epitaxy will convert the compressive stress to tensile stress for favorable improvement. The undoped channel and substrate layer of 10 15 cm −3 as well as arsenic doped SD epitaxial layer of 10 20 cm −3 is used in this simulation for n-FinFET, while for p-FinFET boron doped layer is used. The dielectric component used in the device is HfO 2 with the combination of the tungsten metal gate of 4.3 eV. Fig. 1 illustrates the device structure of the FinFET investigated along with the physical parameters of the investigated n-type structure. On the other hand, Table I gives the values of the device geometry and doping parameters used in the simulation as referred in Ref. 21 .
Details of simulation.-The TCAD Synopsys Sentaurus was used to simulate the electrical characteristics of the device. The TCAD simulates and generates the device structure by using an advanced process of calibrations 22 which is drift diffusion (DD) and Monte Carlo (MC) simulation models. The ballistic mobility is introduced by implementing the ballistic transport effects in the DD simulation, where the Brook-Herring model is used, 23 calibrated to the Masetti formula 24 by which can eliminates the resistance caused by the scattering effects, i.e. impurity scattering. This allows the carrier to become mobile, especially in short channel devices hence can increase the linear current. The electrical analysis simulated was in the linear region with low drain bias (V dlin = 0.05V) and in the saturation region with high drain bias (V dd = 0.7V). The electrical parameters in linear mode such as V t and saturation mode such as I on and I off were extracted. In the simulation, the values of the V t are extracted using the constant-current method. 25 Meanwhile for I on and I off , the current at V gs = V dd and V gs = 0V are extracted, respectively, defining the on-and off-state current. In this work, several set of physical models were taken into accounts including the density-gradient quantum correction for the device MC simulation to account the effect of quantum mechanical, 26 DD simulation models which counters the high-k mobility 27 and thin layer mobility degradation 28 using the Caughey-Thomas mobility model as well as ballistic transport models for mobility enhancement 29 for better transistor design improvement.
Methodology of Device Optimization
Taguchi method.-To ensure scaling can continue to provide the semiconductor industry the desirable improvements in performance, better tools and techniques need to be applied so that specific design requirements can be optimized around technology-specific effects. Taguchi method is one of the many statistical techniques that is very useful in order to solve the complex and confusing problems with fewest variables and fewer tests in many areas. 30 By applying this technique, the time required for experimental investigation can be reduced as it is effective in investigating the effects of multiple factors to determine which factor has more influence on the device. 31 The basic idea of the Taguchi method is to identify the parameters or factors that significantly affect products' performance. The setting of the parameters is described by the DOE technique where it maximizes the amount of extractable information in the minimum number of experimental runs or computer simulations, thus minimizing the number of resources. Taguchi method uses the signal-to-noise ratio (SNR) as the quality characteristic of choice. The SNR characteristics are divided into three distinct categories for which the characteristics are continuous, 32 and is expressed in (1), (2) , and (3), respectively, where n is the number of observations and y is the observed data. The average data,ŷ is expressed in (4) while the variance, s Average :
Variance :
Design of experiments (DOE).-The DOE technique is a statistical manner used to make changes to the input variables of a system's output response. This technique is efficiently done to determine the relationship between input factors affecting a process and the output response of that process. This technique consists of a random distribution of factors in a well-defined experiment table. These factors are identified such that the chosen factors would influence the products' performance and can be set at possible predetermined settings or levels. In this work, the chosen factors that influencing the products' performance are set to be L g , H fin and W top by which were assigned as A, B and C respectively (see Table II ). These factors are set at three levels each, '0', '1' and '2' where '0' defines the least value while '2' defines the biggest. Meanwhile, the responses or the desired output measures are the V t , I on and I off using the NTB, LTB and STB characteristics, respectively. Three-level standard orthogonal arrays used in this work is L 27 (3 13 ). This orthogonal array is chosen due to its capability of checking the interactions among factors.
Impact of Fin Geometrical Scaling
For starters, a preliminary simulation has been done to investigate the effects of geometrical scaling on the electrical and I-V characteristics of 7 nm Ge FinFET. Earlier works have shown that geometrical scaling has the most significant effect on device performance especially CMOS devices. [33] [34] [35] To study the effects of each parameter variations, one parameter is varied while the others were kept constant. The parameters involved in the simulation are shown in Table II . Fig. 2a presents the transfer characteristics of the L g scaling effects. It is found that as L g is reduced from 15 nm to 8 nm, the drain current (I d ) of both p-an n-FinFET can increase up to ∼14% and ∼18%, respectively. Apparently, shorter L g provides shorter path from the source to drain region which results to smaller effective channel length (L eff ). 36 This allows the current to transmit from the SD region in higher speed, hence reducing the threshold potential. The resistance become lesser in shorter path between the SD regions, hence leading to increasing I d . 37 However, the downscaling of L g can also leads to higher I off . This is expected due to the poor gate control of the channel in shorter channel devices, as well as higher effective field which can cause excessive leakage. 38 Furthermore, the fin shape plays a major role in enhancing the transistor performance, especially in the subthreshold perspective. From Fig. 2b , it is observed that as W top becomes smaller, I off can be enhanced. Since only the W top is varied, the shape of the fin can be defined as rectangular, tapered, and triangular fin as the width is varied from 7 nm, 5 nm, and 2 nm, respectively (see Fig. 1c ). In rectangular fin, the SD resistance (R sd ) is expected to be lower. 16 Therefore, the I d is expected to degrade with the reduction of W top . Fig. 3 illustrates the current density distribution of holes in p-FinFET. The current is pushed toward the middle of the fin in triangular fin, hence reducing the gate leakage with stronger gate control. From mobility perspectives, the holes are more mobile in rectangular fin at the source/channel interfaces, however increase gradually toward the channel/buffer interfaces, as shown in Fig. 4 . This mobility degradation is most probably caused by the increase of the interface trap density (D it ) in the Ge based channel devices. 39 Moreover, small degradation and enhancement in I on and I off is observed, respectively, in Fig. 2c when the H fin is reduced. On the other hand, Fig. 5 illustrates the trends comparisons for V t , I on , and I off performances for each parameters variations. It is observed that n-FinFET is more affected compared to p-FinFET when varying the fin geometry. Analyzing the overall trends, V t and I on shows improvement when L g was reduced and W top and H fin were raised. However, increase in I off seems to be very significant especially with reduced L g . From the observation of Fig. 5 , it is difficult to determine the combinations and set of parameters which results in device performance improvements. Hence, a statistical approach is introduced in order to locate the sets of parameters combination that agrees to V t , I on , and I off performances improvement which will be further discussed in the next sections.
Results and Data Analysis
The objective of this paper is to optimize I on , I off and V t performances of the FinFET statistically using the Taguchi method. Should the device aim for higher I on , the LTB characteristic is applied to perform the DOE. In terms of I off performance, the device requires low subthreshold leakage thus using the STB characteristics. Meanwhile in terms of V t , the NTB characteristic is applied to perform the experiments. Tables III and IV present the simulated values and computed SNR for I on , I off and V t of the Ge n-FinFET and p-FinFET, respectively.
Signal-to-noise ratio (SNR) approach. -Fig. 6 illustrates the average SNR for LTB, STB and NTB in terms of I on , I off and V t performances respectively. Fig. 6a suggests that W top (factor C) and interaction between L g and H fin (factor A x B) appears to be significant in affecting the I on in both n-and p-FinFET. Other factors shown to be less significant due to each line producing a smaller slope compared to factor C and the interaction factor (A x B). Next, the two-way table (A x B) was constructed in order to pinpoint the best combination of L g and H fin as shown in Table V . From the table, the optimal result achieved for L g and H fin is A0B2 for both n-and p-FinFET. For factor C, the largest SNR appears to be 7 nm which is C2 for both devices. Hence, the optimal design to get high I on for both n-and p-FinFET are the 3 rd combinations in Tables III and IV, respectively (A0B2C2) . On the contrary, study of the SNR graph for STB characteristics on I off performance in Fig. 6b suggests that the L g (factor A) is the most significant for both n-and p-FinFET. In terms of interactions, it is observed that interaction between L g and W top (factor A x C) are more significant in n-FinFET, while interaction between L g and H fin (factor A x B) are more significant in p-FinFET. Following the same steps as in the LTB analysis, it is found that the optimal result achieved for the interaction between L g and W top is A2C0 with the largest average ratio for factor B to be B0 for n-FinFET. Meanwhile in p-FinFET, the two-way table in Table V indicates that the optimal result for interaction between L g and H fin is A2B0 with the largest average ratio for factor C to be C0. Thus to obtain low I off , the 7 th combinations in Tables III and IV are achieved (A2B0C0) for n-and p-FinFET, respectively.
On the other hand, observations on Fig. 6c show that L g (factor A) is more significant to alter V t in both n-and p-FinFET. Study of interaction of factors shows that interaction between H fin and W top (factor B x C) and L g and W top (factor A x C) are more significant in n-and p-FinFET respectively. By observing the two-way table in Table V , the optimal result of B0C0 in the n-FinFET is achieved with the largest average ratio for factor A to be A1, whereas in pFinFET the result of A1C1 is achieved with the largest average ratio for factor B to be B2. Therefore, A1B0C0 (4 th combination in Table III ) and A1B2C1 (24 th combination in Table IV ) are selected as the best combination for nominal V t design for n-and p-FinFET, respectively. Best combinations design analysis.-The use of Taguchi method in optimizing Ge FinFET has shown major improvement as observed in each response performance. The results indicate that in order to obtain high I on , a trade-off exists in I off where leakage appears to be higher due to reduced V t . Fig. 7 presents the I d -V g characteristics of the optimized designs for intermediate, LTB, STB and NTB analysis for both n-and p-FinFET as compared to the unstrained Si FinFET. From Fig. 7a , the unstrained Si provides better subthreshold with lower I off compared to the Ge FinFET designs. This is due to the fact that the number of the D it is greater in Ge based devices, due to increase Ge content inside the channel and this will lead to the shifting of V t and the reduction of I off . 39 In order to reduce the D it , pre-treatment cleaning process using ammonium sulfide 40 as well as post-treatment annealing effect to reduce oxygen inside the structure 41, 42 can be implemented, so that the enhancement of mobility gain and subthreshold swing (SS) can be achieved. Furthermore, it is observed in Fig. 7a that by using the combination of wider L g together with shorter H fin and W top shows an improvement in I off as it reduced by approximately 10 3 in n-FinFET and 10 2 in p-FinFET compared to intermediate dimension combination. From the STB analysis for I off design, these combinations could improve controllability of the gate with the application of the tapered fin shape. 43 Moreover, the use of shorter width is expected to increase the R sd between both regions 37 due to lower inversion charge density (N inv ) in narrow W top resulting in lower leakage current. As mentioned before, the implementation of the tapered fin shape in the FinFET design allows stronger gate control as the leakage current is pushed into the middle of the fin 16 thus reducing off-current density distribution with reduced region area. Fig. 8 illustrates the total current density distribution for each optimized design. It is observed that the total current density distributions for efficient I off designs are much lower compared to others which indicates less current were exposed to the subthreshold leakage. On the other hand, study of Fig. 7b indicates that the drive current can be improved by optimizing the fin geometry to shorter L g combined with larger H fin and W top . It is observed the I on can be increased up to approximately 21% and 22% percent in p-FinFET and n-FinFET respectively. This LTB analysis for high I on design performance suggests that the combination of parameters obtained could improve the current density as well as mobility in the channel region due to higher electric field. 16 Apparently, the current will flow from drain to source with faster velocity in shorter fin length due to decrease in R sd . The rapid current flow in the channel can also contribute to the presence of stress, resulting decreases in V t and in turns increases in I on . Furthermore, study of Fig. 9 on band-to-band tunnelling (BTBT) shows higher density particularly in I on designs clearly due to higher electric field at drain region thus reducing V t . It is worth noting that the n-FinFET shows better improvement compared to p-FinFET for designs favoring high I on performance and low I off . Although the I off is much lower in unstrained Si device, the difference in the I on can be considered as a crucial point in providing better on-current performance.
The performance enhancement is further confirmed by studying the V t shifting as well as DIBL and SS behavior of the optimized designs. Fig. 10 depicts the comparisons of each designs performance in V t , DIBL and SS of both n-and p-FinFET. It is observed that V t for high I on design performance is lower compared to the design which favors a low I off . This is due to the smaller L g in I on design which allows the current to flow faster in SD region resulting in reduced V t in order to increase I on . However, since the leakage is potentially higher in low V t devices prior to shorter channel, NTB analysis for V t design is introduced to obtain nominal V t for high I on with reasonable I off . 44 Study on Fig. 10b indicates both I on and I off designs results in lower DIBL which is less than 100mV/V, particularly for I on design. Apparently, in order to achieve high effective current (I eff ) as well as output resistance (R on ), low DIBL is required. 45 In terms of SS behavior in Fig. 10c, I off design by STB analysis shows a low magnitude compared to other conditions despite having degradation in V t .
Pareto analysis of variance (ANOVA).-To validate the results, the contribution of each geometrical parameter to each device performance was further investigated by applying the Pareto analysis of variance (ANOVA). Fig. 11 presents the Pareto diagram of designs aiming for an efficient I on , I off and V t performances, for n-and Factor level NTB analysis V T n-FinFET p-FinFET, respectively. It is observed that L g (factor A) has been found to be the most dominant factor in STB analysis for efficient I off design by 90% for both type devices, while W top (factor C) is the most dominant in LTB analysis for efficient I on design by 69% and 54% for n-FinFET and p-FinFET respectively. In NTB analysis however, the interaction factor between L g and W top (factor A x C) has shown to be the most dominant by 52% in n-FinFET whereas 69% in p-FinFET. Following this event, the intermediate value of L g is chosen for both devices in NTB analysis to design a high I on with appropriate I off level. For n-FinFET, the lowest value of H fin and W top were required to suggest low I off performance. On the contrary, the highest H fin with intermediate value of W top was selected for high I on performance. By this combination of dimensions, the nominal value of V t can be achieved with the values of 0.146 V for n-FinFET with −0.152V for p-FinFET (see Tables III and IV ). The SNR obtained for both n-and p-FinFET were 24.15 dB and 32.12 dB respectively. With this combination, the trade-off between I on and I off can be countered reasonably.
Conclusions
This paper presented an optimized design of 7 nm Ge FinFET in terms of on-current, off-current, and threshold voltage performance using a Taguchi method and Pareto analysis of variance. The device optimization was carried out by applying the orthogonal array of L 27 (3 13 ) and signal-to-noise ratio of three continuous characteristics for on-current, off-current, and threshold voltage designs. The performance analyzed appears to be highly dependent on the device geometry designs especially fin length, top fin width, and the interaction of both for n-and p-FinFET by more than 50%. In addition, scaling of fin geometry seems to give more significant effect on nFinFET compared to p-FinFET by 2% in drive current and 10 times in leakage reduction. As each performance related to each other, nominal voltage design is chosen as the most appropriate design for current trade-offs achievements. It is determined that fin length of 10 nm, fin height of 25 nm, and top fin width of 2 nm for n-FinFET and fin length of 10 nm, fin height of 35 nm, and top fin width of 5 nm for p-FinFET is the optimum performance for current trade-offs. It can be concluded that the optimization of fin geometry, especially length and width of the fin, plays an important role in designing for next technology node in order to achieve a continuous device scaling development.
